This paper presents a new ZVS single phase bridgeless (Power Factor Correction) PFC, using an active clamp to achieve zero-voltage-switching for all main switches and diodes. Since the presented PFC uses a bridgeless rectifier, most of the time, only two semiconductor components are in the main current path, instead of three in conventional single-switch configurations. This property significantly reduces the conduction losses,. Moreover, zero voltage switching removes switching loss of all main switches and diodes. Also, auxiliary switch turns on zero current condition. The presented converter needs just a simple non-isolated gate drive circuitry to drive all switches. The eight stages of each switching period and the design considerations and a control strategy are explained. Finally, the converter operation is verified by simulation and experimental results.
I. INTRODUCTION
In recent decades, some standards like IEC 6100 3-2 restricts the harmonic distortion of the electronic instruments input current [1] . Therefore, many ac-dc converters are presented to comply with such standards. Off-line switching power supplies use a large capacitor as front-end rectification which causes an excessive peak current and high current distortions, and can achieve a low power factor of about 0.5-0.7 [1] . Further increasing power factor of a diode bridge input is done by adding a boost converter to shape the input current as shown in Fig. 1(a) [2] - [4] . In such a configuration, the input current always passes through three semiconductors. To reduce the conduction losses, the bridgeless PFC is introduced, Fig. 1(b) [5] . In a bridgeless topology, the input current always passes through two semiconductors, which results in less conduction loss. Moreover, each reverse diode voltage drop and its loss is reduced by applying its switch gate voltage. On the other hand, to increase power density and decrease the input current distortions of a converter, switching frequency should be increased. Yet, this increases the switching losses and electromagnetic interference (EMI) noise.
Thus, several zero voltage switching (ZVS) and zero current switching (ZCS) topologies have been presented to solve these [1] , [7] - [26] . In ZVS condition, the drain-source capacitive losses are eliminated by holding its voltage at zero, during turn on. Therefore, this method is used for MOSFETs which have a big drain-source junction capacitor. The ZVS converter proposed in [7] - [15] uses an additional dc voltage source in order to be used in the auxiliary circuit. This voltage source is implemented by means of a voltage transformer. Its demagnetizing circuitry and a dc-dc converter , which increase the converter volume and complexity, [7] - [11] . [12] - [15] use the dc-dc converter to implement soft switching, which limits the converter voltage conversion ratio [16] . In [17] the main switches turn on and off in a ZVS condition. The auxiliary switch turns on in the ZCS conditions, but is not turned off in soft conditions. Although, the collector-emitter voltage of the auxiliary switch is clamped to the output voltage, it introduces some extra loss. Moreover, because of large dv/dt and di/dt these circuits have high EMI noises. In [1] , the converter main switches operate in ZVS condition and the auxiliary switch operates in ZCS condition. In [18] the main switches turn on in ZCS condition and turn off in ZVS condition. Nevertheless, both converters [1] , [18] require higher number of components.
One way to achieve ZVS condition is to use passive clampers which remove the switching energy losses from the switches. However, this removal decreases the overall efficiency of the converter. This paper proposes an active clamp to deliver the absorbed energy to the load (instead of dissipating in passive clamps), which increases the converter efficiency as shown in Fig. 2(a) . In this converter, all of the main switches and diodes operate in ZVS conditions, and the auxiliary switch (IGBT) turns on in Zero Current Switching, ZCS, and turns off in clamped voltage condition. Therefore, the switching loss of all switches and diodes are removed. In next sections, after analyzing the converter, a design strategy is presented. Finally, these analysis and designs are verified by simulation and experimental results.
II. PRINCIPLE OF THE PROPOSED ZVS BRIDGELESS PFC
The proposed converter is shown in Fig. 2 
III. OPERATING STAGES OF THE PROPOSED PFC
is off during the entire negative half cycle. To simplify the analysis, assume that the converter is in the steady state conditions, thus the output voltage and the input current is almost constant during one switching period. Therefore, we model the input current with a dc current source and output voltage with a dc voltage source, as illustrated in Fig. 2 
(b).
Each switching cycle of the converter can be divided into eight stages. The equivalent circuits of all stages are shown in 
B. Stage 2 [Fig. 3(b), t1-t2]
This stage starts by turning on the auxiliary switch. Since inductor L 1 is in series with auxiliary switch IGBT, the switch current increases gradually. Therefore, this switch turns on in zero current (ZCS) conditions. The output voltage is applied to L and its current increases linearly. Since the input current is considered to be constant, by increasing the auxiliary switch current, D 3 current decreases with the same rate. Once the auxiliary switch current reaches the input current, auxiliary switch freewheeling current is: Fig. 3(e 
), t4-t5]
This stage starts when the auxiliary switch turns off. Thus, MOS 1 current jumps to the value of input current and L 1 current follows into C 1 through D 4 . During this and the next stages, the input inductance is charged via input voltage source. Fig. 3(f), t5-t6] During this stage the MOS 1 is on. The input current flows through it in its forward direction and the MOS 2 body diode. The duration of this stage, ton, (in each switching period) controls the input current. At the end of this stage, the converter controller turns the switch off.
F. Stage6 [

G. Stage7 [Fig. 3(g),t6-t7]
This stage starts when MOS 1 is turned off. Because of drain-source parallel capacitor C 1 , the switch voltage increases gradually. Therefore, the switch turns off in ZVS condition. Since the input current is almost constant, The PFC converter can be designed in the following 4 step procedure.
A. STEP 1.
Input voltage, output voltage and output current should be given. The RMS value of input voltage can vary from 96 to 265 volts, the output dc voltage is 400 volts and maximum output power is 1000 watts.
B. STEP 2.
The switching frequency should be selected much higher than the input voltage frequency, to reduce input current lowfrequency distortion. For this converter the switching frequency is chosen 80 kHz, by selecting the maximum input current ripple of 10%, the maximum input current, which is the maximum current stress of the switches MOS 1 The maximum voltage stress of these switches and diodes is not larger than the output voltage, which is an advantage of this converter. With the rating values of the converter, which are specified in step1, the calculated maximum input current is (i in,max =16.5 A) and the switches and diodes voltage stress is 400 volts. 
C. STEP 3.
The resonant parameters are calculated in this step. To minimize the effect of the auxiliary circuit on the main converter. The sum of stages 5 and 6 periods should be negligible compared with the switching frequency period, thus 80000 1 4
should be selected large enough to provide a capacitor charge time for the maximum input current. 
B. STEP 4.
By choosing 10% input current ripple and minimizing the output voltage ripple, using [29] , L in and C o are calculated as
The proposed converter employs peak current mode controller. Fig. 5 shows a simplified diagram of the peak current controller. The converter can also be controlled using a conventional average current PFC controller IC, such as UC3854. This controller has two feedback loops: a voltage feedback loop to control the average output voltage; and a current feedback loop to shape the input current. The voltage control loop has a limited bandwidth, small enough to cancel the effect of output voltage ripple on the controller. For 50 Hz input voltage frequency, it is necessary to select the bandwidth of the voltage control loop much less than 100 Hz [27] . The input voltage is sensed and its absolute value is used as synchronous signal. This synchronous signal is multiplied by the voltage-controller output signal, to make the current reference signal. The input current is also sensed and its absolute value is compared with the current reference signal, using a comparator. This comparator output is used as the "Set" signal for an asynchronous rising-edge triggered S-R flip-flop. An oscillator is used to reset this S-R flip-flop, which also determines the switching frequency. The flip-flop output is used as the input of a simple logic circuit to produce the switching signals for MOS 1, 2 and AX sw . The main switches' (MOS 1,2 ) must be turned on after an appropriate delay after AX sw is closed, to let stages 2 and 3 be passed. This delay is produced by a time delay block in the controller. After this delay, the main switch can be turned on and the auxiliary switch can be turned off. The AX sw gating turn-on signal (T on , AX sw ) is produced by a rising edge triggered mono-stable. The duration of its on-time should be long enough to let the stage 2 and 3 to pass. According to these assumptions, the durations t delay and T on , AX sw VI. SIMULATION RESULTS are selected to be 2.2×10-6 (sec) and 2.1×10-6 (sec), respectively.
The proposed converter is simulated; using PSIM. The parameters settings are set as calculated in section ΙΙΙ. The simulation parameters and quantities are chosen as: step size: 1×10-8 (sec); input voltage: 220 Vrms, 50 Hz; the output voltage: 400 V DC; the output power: 1000 Watts; and the switching frequency f sw : 80 kHz. The converter wave-forms are as shown in Fig. 6. Fig 6(a) shows that the input current is very close to sinusoidal and is in phase with the input voltage. Fig.  6(b) shows the input current harmonics which are below the "IEC 6 1000-3-2 class A" level [28] . Fig. 6(c) and (d) show soft-switching of the main diode and switch respectively. The main switch turns off in ZVS condition and turns on in ZVZCS conditions. Fig. 7(e) shows the AX sw voltage, current and it's ZCS turn on. Fig. 7(f) shows the resonant inductors current and the C 3 voltage. 
VII. EXPERIMENTAL RESULTS
It is clear that this switch turns on and off in ZVS condition. Fig. 7(c) shows the MOS 1 current and its gate signal. It can be seen that this switch turns on in ZCS condition. Therefore, MOS 1 turns on in ZVZCS conditions and turns off in ZVS condition. As mentioned in section (ІІ), the MOS 2 operates in the same way as MOS 1 , due to the circuit symmetry. Fig. 7(d) shows the soft switching of diode D 1 . Fig 7(e) shows the base signal and the voltage across the AX sw . Fig 7(f) shows the C 3 VIII. CONCLUSION voltage. The converter measured efficiency at input voltage of120 Vrms versus output power is shown in Fig. 8 . This Fig. shows that the efficiency is higher than a conventional single-switch PFC. This paper presents a new ZVS, bridgeless, PFC converter. This converter uses an active clamp, to achieve soft-switching condition for all switches and diodes. All of the main switches and diodes operate in ZVS condition and the auxiliary switch AX sw turns on in ZCS condition and turns off while its voltage is clamped by capacitor C 3 
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, which removes most of its switching losses. In addition, since the proposed PFC converter is bridgeless, the converter conduction loss is lower than the conventional single-switch PFC converters. Since in most of the times there are only two semiconductors in the main current path (instead of three in the conventional ones) it has lower conduction losses. Moreover, the proposed converter has no extra voltage and/or current stress on main switches. Furthermore, a simple non-isolated drive circuit can be used to drive all switches. The switching stages are explained, and design steps have been described in this paper. A control strategy is also presented. The theoretical results have been verified with simulation and experimental results. The estimated (via simulation) converter efficiency at input voltage of 120Vrms and different load conditions is between 90.5% and 95.5%. The measured power factor at the 400 W output power is 0.93.
